INTRODUCTION
The concept of solar cells with amorphous and crystalline silicon (a-Si:H/c-Si) heterojunction was first time proposed by Fuhs et al in 1974 [1] , and first time fabricated in the group of Hamakawa et al [2] , in 1985. Since then a number of laboratories have been formed which were involved in the development of this solar-cells technology. The main research motivation is the potential of high efficiency volume cells and their low production costs, typical for the thin-film cells technology.
The absorption layer of such cells is a thin silicon substrate, making it possible to achieve high efficiency and stability during illumination. The emitter is prepared by deposition of amorphous silicon at temperatures around 200
• C resulting in cost savings in production. An important assumption for high efficiency of a solar cell with an a-Si:H/c-Si heterojunction is a good interface with a low concentration of surface states. For the purpose of reducing the surface states, a thin layer of intrinsic amorphous silicon (a-Si:H(i)) which acts as the passivation, is deposited on the interface. The potential of this technology has been best utilized by the SANYO company which, using their solar cell technology with the a-Si:H/c-Si heterojunction called HIT (Heterojunction with Intrinsic Thin layer), achieved record-breaking efficiency of 24.7 % [3] . However, despite the commercialization of this solar-cells technology, the physical principle of the processes on the heterojunction is still insufficiently understood. It is therefore necessary to focus on the a-Si:H/c-Si heterojunction and learn to analyze it by diagnostic techniques. By introducing an intrinsic intermediate layer of amorphous silicon, an a-Si:H(n)/a-Si:H(i)/c-Si(p) structure is obtained. To understand the processes at the a-Si:H/c-Si heterojunction and their modelling, it is also necessary to observe both the properties of the a-Si:H(i)/c-Si(p) interface as well as the properties of the intrinsic amorphous silicon of such a structure.
EXPERIMENTAL
In order to examine the a-Si:H(i)/c-Si(p) interface, aSi:H(i)/c-Si(p) heterostructures have been prepared. Using the PECVD technique, a 950 nm thick layer of intrinsic amorphous silicon was deposited onto the crystalline silicon substrate of 525 µm thickness, with 111 orientation, p-type dotation and impurity concentration of 1.6×10 21 m −3 (measured by a four-point probe). Before depositing the amorphous silicon, the silicon substrate was cleansed in diluted hydrofluoric acid (HF). The amorphous silicon was prepared at the Laboratory of photovoltaic materials and devices, TU Delft -Dimes, Netherlands. A full-area aluminum contact of 120 nm thickness was evaporated on the back side of the crystalline silicon. The gates of the structures with 500×500 µm dimensions were prepared using standard photolithography, followed by lift-off patterning of the evaporated 120 nm thick aluminum layer.
The C − V diagnostics of the a-Si:H(i)/c-Si(p) heterostructure has been realized at room temperature in the dark by using the Agilent LCR Meter 4284A operated by the CV Measure service program. The current-voltage measurements have been made at room temperature in the dark by using the Keithley 237 equipment operated by the DCATS software.
Capacitance-voltage measurements
The studied Al/a-Si:H(i)/c-Si(p)/Al heterostructure with 950 nm thick intrinsic amorphous silicon is com- positionally close to an MOS structure with imperfect high-κ dielectric. Based on the resistance of the intrinsic amorphous silicon, which is of the order of ρ a-Si:H = 10 9 Ωcm, we get the dielectric relaxation time of t diel = ρ a-Si:H ε a-Si:H ε 0 ∼ 10 −3 s, and the frequency defined by 1/2πt diel equal to 160 Hz. Based on this we may consider the intrinsic amorphous silicon as a dielectric material for C−V measurements with the AC frequency of the measured signal greater than the given frequency. Therefore, we first considered the given structure as an MOS structure. Looking at the C−V curve of the testing heterostructure a-Si:H(i)/c-Si(p) sample measured by the AC signal with the frequency of 1 MHz (Fig. 1a) , we observe deviations compared to the projected C−V dependence of an MOS structure with a gate dielectric. Firstly, it is an atypically sharp change of the C−V curve in its transition to the accumulation regime. Also, in the deep depletion regime we did not register any hysteresis, being a condition for the strong inversion regime. When this C−V curve is redrawn into the 1/C 2 -V form, we observe its nonlinear behaviour what prevents us from analyzing it as an MOS structure (Fig. 1b) . The reason for this atypical behaviour of the C−V curve is the presence of the intrinsic amorphous silicon acting as an oxide layer of such MOS structure, forming in this case an imperfect dielectric with a high density of defect states.
Moreover, the amorphous silicon used as a dielectric layer causes large leakage currents (Fig. 2) . Amorphous silicon contains a significant amount of defect states which can be charged and discharged. Consequently, the spacecharge region (SCR) spreads also into the amorphous silicon and the MOS structure in this case acts as a heterostructure.
In this regard it is more suitable to analyze the examined structure in terms of a heterostructure. In the case of a heterostructure it is assumed that when reverse bias voltage is applied, the SCR would spread into the crystalline and amorphous silicon. On the side of the crystalline silicon the space charge in the SCR is formed by negatively charged ionized acceptors with the concentration equal to that of the impurities. To meet the assumption that the structure will behave as an np heterostructure, it is necessary that the SCR on the side of the amorphous silicon is negatively charged. The origin of this charge may be explained by the existence of a large number of defect states in the forbidden gap of 
where E a-Si:H g is the forbidden gap of the amorphous silicon, v p and v n are the frequencies of the emission and recombination for the electrons and holes, respectively.
Since the difference between the bulk part of the amorphous silicon and the fraction in the SCR is in the occupancy of the defect states by the electrons (indicated in Fig. 4 in gray colour), these states behave as positively charged, ie, as donor states. Let us denote their concentration as N I . The mentioned states lay between the energy E OB and the Fermi level situated in intrinsic amorphous silicon approximately in the middle of the forbidden gap, and thus represent the density of states in the middle of the forbidden gap of intrinsic amorphous silicon.
Before analyzing the a-Si:H(i)/c-Si(p) structure as a heterostructure, it is first important to inspect the possible presence of the inversion layer at the heterointerface. As was shown by Gudovskikh et al [4] , due to the presence of the inversion layer on the a-Si:H(n)/c-Si(p) heterostructure, it is not possible to determine the diffusion voltage from the C −V measurement of such structure. Therefore, we carried out the simulation study using the ASA program to confirm or reject the presence of inversion layer in the studied samples. For simulation we have chosen parameters of the amorphous silicon taken from the literature [5] . The simulated band diagram of the aSi:H(i)/c-Si(p) heterostructure is shown in Fig. 4 . It can be observed that due to the intrinsic nature of the amorphous silicon, the inversion layer at the a-Si:H(i)/c-Si(p) interface is not created, and thus the C−V measurements can be used for determination of certain parameters of the examined heterojunction.
RESULTS AND DISCUSSION

Determination of defect states density in the a-Si:H(i)
When analyzing the C−V curves and considering the heterojunction character of a-Si:H(i)/c-Si(p) structures, it is necessary to come out from the Anderson's model for heterostructures [6] , thanks to which one can determine (except the conduction band offset of the a-Si:H(i)/c-Si(p) heterojunction) also the density of defect states in the middle of the band gap of the intrinsic amorphous silicon, [7] .
As shown in Fig. 1b , the 1/C 2 -Voltage curve does not have a linear behaviour; that is why it is not possible to analyze it by the line approximation. For the needs of the C−V measurement analysis, it is necessary first to express the width of the SCR as a function of voltage. For the SCR on the side of the crystalline silicon we may write
and on the side of the amorphous silicon
where V 
The total measured capacitance of the structure is expressed by 1
With respect to the dielectric relaxation time of the crystalline silicon being in the order of 10 −12 s, the capacitance on the side of the crystalline silicon, C c-Si , is expressed as
Amorphous silicon can be considered as dielectric, so the capacitance on the side of the amorphous silicon may be expressed as
where d a-Si:H is the thickness of the intrinsic amorphous silicon. From the Equations (2), (3) and (4) we may subsequently write
and for the width of the SCR in the region of the crystalline silicon we may (using (2), (5), (6) and (8)) express the formula for the width of the depletion region on the side of the crystalline silicon
where
is the total diffusion voltage of the heterostructure and V = V a-Si:H + V c-Si is the applied voltage. Using (9) for the measured C−V curve we may plot the dependence of the square of the width of the SCR on the side of the crystalline silicon on the applied voltage (see Fig. 5 ).
The dependence is of linear behaviour which enables us to estimate its slope
and subsequently, after an arithmetical modification, we get the value of the density of defect states located in the middle of the forbidden gap of the intrinsic amorphous silicon, N I = 4.14 × 10 21 m −3 . This value is in good agreement with the value for the density of "danglin bonds" defect states located in the middle of the forbidden gap for the intrinsic amorphous silicon, N I = 5 × 10 21 m −3 [5] .
Determination of the conduction band offset at the a-Si:H(i)/c-Si(p) heterojunction
The C−V measurements enable us to estimate the value of the diffuse voltage, thanks to which one may find the band offset value of the heterojunction. In the case of the investigated samples with the a-Si:H(i)/c-Si(p) heterojunction, the value of the diffuse voltage may be determined by using Equation 9 which represents a linear equation. The intersection of linear aproximation of W 2 c-Si -V curve with the x axis equals to the value of the diffusion voltage. The assumption in (9) is valid only under depletion approximation, which means that presence of the free charge carriers in the SCR may be neglected. In order to improve the precision of the conduction band offset determination it is necessary to consider also the presence of the electrons at the interface of the depleted and neutral region in the crystalline silicon [8] . However, in the case of a-Si:H(i)/c-Si(p) heterostructure due to intrinsic nature of amorphous silicon, the presence of the free carriers may be neglected, and thus the Equation 9 gets the following form
From Fig. 5 then we will get for the diffusion voltage the value of qV D = 0.13 eV. Consequently, after considering the distance of the bottom edge of the conduction band level and the Fermi level in intrinsic amorphous silicon δ a-Si:H = 0.87 eV, and the width of the forbidden gap of crystalline silicon E c-Si = 1.12 eV, and after substituing these values into
we obtain the conduction band offset equal ∆E C = 0.13 eV. This value corresponds with the observations made by Matsuura et al [9] on related a-Si:H(i)/c-Si(p) heterostructures. When we take into account the electron affinity of crystalline silicon χ c-Si = 4.05 eV, then following the relation coming out from from Anderson's model for heterostructure
we obtain for the electron affinity of intrinsic amorphous silicon the value χ a-Si:H = 3.92 eV. The measured value of the electron affinity is close to the value χ a-Si:H = 3.93 eV, which was published in the work of Matsuura et al [9] .
CONCLUSIONS
In this paper we have studied the a-Si:H(i)/c-Si(p) heterostructure with the aim to determine the band offset at the heterointerface and the defect states in the amorphous silicon layer. Due to the presence of a large concentration of defect states in a-Si:H(i), in such structures the SCR spreads also into the intrinsic amorphous silicon, which calls for analyzing the structure as a heterostructure. The intrinsic nature of the amorphous silicon, or the position of its Fermi level in the middle of the forbidden band, keeps from creation of the inverse layer in the heterostructure and enables us to apply the C−V diagnostics. Analyzing the C−V curves by means of determining the width of the SCR on the side of the crystalline silicon as a function of voltage, allowed us to determine the density of states in the vicinity of the middle of the forbidden gap of the amorphous silicon as being that of N I = 4.14 × 10 21 m −3 . From the intersection point of the linear approximation of the W 2 c-Si − V curve we have found out the diffusion voltage of the structure and subsequently determined the magnitude of the conduction band offset to be that of ∆E C = 0.13 eV. Taking into account the electron affinity of the crystalline silicon χ c-Si = 4.05 eV, we may estimate the electron affinity of the intrinsic amorphous silicon χ a-Si:H = 3.92 eV. The obtained values enable better modelling of the processes at the a-Si:H(n)/a-Si:H(i)/cSi(p) heterostructures for the solar applications.
